
PIC18F46J11 FAMILY
DS39932D-page 134
2011 Microchip Technology Inc.
REGISTER 10-3:
ODCON3: PERIPHERAL OPEN-DRAIN CONTROL REGISTER 3 (BANKED F40h)
U-0
R/W-0
—
SPI2OD
SPI1OD
bit 7
bit 0
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown
bit 7-2
Unimplemented:
Read as ‘0’
bit 1
SPI2OD:
SPI2 Open-Drain Output Enable bit
1
= Open-drain capability enabled
0
= Open-drain capability disabled
bit 0
SPI1OD:
SPI1 Open-Drain Output Enable bit
1
= Open-drain capability enabled
0
= Open-drain capability disabled
REGISTER 10-4:
PADCFG1: PAD CONFIGURATION CONTROL REGISTER 1 (BANKED F3Ch)
U-0
R/W-0
—
RTSECSEL1(1) RTSECSEL0(1)
PMPTTL
bit 7
bit 0
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown
bit 7-3
Unimplemented:
Read as ‘0’
bit 2-1
RTSECSEL<1:0>:
RTCC Seconds Clock Output Select bits(1)
11
= Reserved; do not use
10
= RTCC source clock is selected for the RTCC pin (can be INTRC or T1OSC, depending on the
RTCOSC (CONFIG3L<1>) setting)
01
= RTCC seconds clock is selected for the RTCC pin
00
= RTCC alarm pulse is selected for the RTCC pin
bit 0
PMPTTL:
PMP Module TTL Input Buffer Select bit
1
= PMP module uses TTL input buffers
0
= PMP module uses Schmitt Trigger input buffers
Note 1:
To enable the actual RTCC output, the RTCOE (RTCCFG<2>) bit needs to be set.